In a better world, #Verilog would have /clk instead of posedge clk, \clk instead of negedge clk, and _clk to mean 'clock is down'.
In a better world, #Verilog would have /clk instead of posedge clk, \clk instead of negedge clk, and _clk to mean 'clock is down'.